Electronic Patent Application Fee Transmittal							
Application Number:	09754406						
Filing Date:	02-Jan-2001						
Title of Invention:	METHODOLOGY AND APPLICATIONS OF TIMING-DRIVEN LOGIC RESYSNTHESIS FOR VLSI CIRCUITS						
First Named Inventor/Applicant Name:	Songjie Xu						
Filer:	Raimond J Salenieks/Luis Jaramillo						
Attorney Docket Number:	APLUS.001A						
Filed as Large Entity							
Utility Filing Fees							
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)		
Basic Filing:							
Pages:							
Claims:							
Miscellaneous-Filing:							
Petition:							
Patent-Appeals-and-Interference:							
Post-Allowance-and-Post-Issuance:							
Utility Appl issue fee		1501	1	1400	1400		
Extension-of-Time:							

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
	Total in USD (\$)			1400